

Figure 1 (Prior Art)




Figure 2A

Figure 2B is a block diagram of a system architecture for processing video data. The diagram shows a flow from input data (111) through a processing block (110) to a storage block (113). The input data (111) is a 4x4 grid of blocks, each containing a 4x4 sub-grid of data. The processing block (110) is labeled "STM-N AU FIFO". The storage block (113) is labeled "SPE". The output of the processing block (110) is a 4x4 grid of blocks, each containing a 4x4 sub-grid of data. The output of the storage block (113) is a 4x4 grid of blocks, each containing a 4x4 sub-grid of data.





Figure 2B

Figure 3A




Figure 3A (Prior Art)




Figure 3B (Prior Art)




Figure 4




Figure 5




Figure 6






Figure 7